Abstract-The impact of Empty Space layer in the channel region of a Double Gate (i.e. ESDG) MOSFET has been studied, by monitoring the DC, RF as well as the digital performance of the device using ATLAS 3D device simulator. The influence of temperature variation on different devices, i.e. Double Gate incorporating Empty Space (ESDG), Empty Space in Silicon (ESS), Double Gate (DG) and Bulk MOSFET has also been studied. The electrical performance of scaled ESDG MOSFET shows high immunity against Short Channel Effects (SCEs) and temperature variations. The present work also includes the linearity performance study in terms of VIP 2 and VIP 3 . The proper bias point to get the higher linearity along with the higher transconductance and device gain has also been discussed.
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I. INTRODUCTION
The advanced device architectures received renewed attention in past few decades for there low power and high speed switching applications. However the scaling of CMOS beyond 90 nm regime leads to emergence of SCEs like 1) threshold voltage roll-off, 2) DIBL effects etc [1] in the conventional MOSFET design. Higher circuit speed cannot be achieved with conventional bulk MOSFET leading to search of an alternative device architecture i.e. Silicon On Insulator (SOI) MOSFET. The higher circuit speed can be achieved with SOI due to reduction in junction capacitances because of the presence of buried oxide layer [2] . However the realization of SOI MOSFET at sub 90-nm gate length (in which the buried oxide thickness must be less than 100 nm) is a serious issue for the fabricators. Thus another technology i.e. Silicon On Nothing (SON) also known as Empty Space in Silicon (ESS) MOSFET [3] has been proposed in which the buried oxide layer is very thin. Double gate MOSFET is also a promising candidate in VLSI field due to 1) ideal sub-threshold slope (S), 2) low Drain Induced Barrier Lowering (DIBL), 3) high drive current and 4) enhanced channel mobility [4] . However, the above mentioned advantages come at an expense of the higher parasitic capacitance due to the double gate architecture thereby showing higher power dissipation. Therefore, for improved gate controllability along with the lower parasitic capacitance, Double Gate MOSFET incorporating Empty Space layer (ESDG) is presented in this work. Fig. 1(a) shows the three dimension view of the ESDG architecture.
The analytical model using Evanescent Mode Analysis (EMA) technique for the ESDG MOSFET (as shown in Fig. 1(b) ) has been reported previously [5] . The main emphasis of our previous work was to developed the physics based compact drain current model of un-doped (or lightly doped) nano-scale symmetric double Gate MOSFET incorporating Empty Space in Silicon (ESS) channel. In order to prove the superiority of the device architecture in comparison to other conventional devices, the analog performance metrics such as device gain (g m /g d ), device efficiency (g m /I ds ), output resistance (R out ), early voltage (V ea ), I on /I off ratio and on resistance (R on ) was reported. Further, digital performance of different devices was also studied through inverter circuit [5] .
Nowadays there are many applications that demands for integrated circuits operating at higher temperatures. For high temperature applications, it is desirable to bias the device at zero temperature coefficient point (i.e. ZTC point) at which less variation in electrical parameters with operating temperature is observed [6] . ZTC point is defined as the point at which the change in drain current with temperature is negligible. In general, drain current increases with increase in operating temperature below ZTC point due to enhancement in intrinsic carrier concentration. Above ZTC point, drain current decreases with increase in operating temperature. This is associated with the reduction in carrier mobility with increase in temperature [7] . At ZTC point these two effects are balanced out and hence minimum variation in drive current with temperature is observed. Thus, in the present work, impact of temperature and reliability issues for ESDG architecture is reported for the first time. Analog, linearity (VIP 2 , VIP 3 ), RF (current gain, unilateral power gain, and maximum available gain (G ma )) along with the digital performance metrics (i.e. Voltage Transfer characteristics VTCs) at higher operating temperatures are discussed in the present work. Furthermore, NAND gate, NOR gate and the 3-stage ring oscillators are also realized using ESDG, ESS and DG MOSFET for propagation delay estimation and comparison which are the basic building blocks to judge the performance of the devices for digital application using ATLAS device simulator [8] . For fair comparison, all the devices are first optimized to have the same threshold voltage (V th ) of 0.25 V @ V ds =0.5 V having the same physical dimensions. Various models invoked during simulation are Concentration-Dependent Mobility model, Field Dependent Mobility model of carriers inside the channel along with the Shockley-Read-Hall (SRH) Concen-tration-Dependent Lifetime Model. The parameters used in these are in their default units. In order to study the device behaviour efficiently, Energy Balance Transport (EBT) model is invoked during simulation. The conventional drift-diffusion model of charge transport neglects the "non-local" effects such as velocity overshoot and impact ionization which are easily incorporated through the use of an EBT (which uses a higher order approximation of the Boltzmann transport equation) [8] . The reported off state current and sub-threshold slope were 1 nA/µm and 70mV/decade respectively [9] and further DG SON process offers very thin thickness channel with well controlled thickness (epi) and thus solve the major issues encountered during DG process integration. However, the DG SON architecture suffers from serious drawback i.e. the bottom gate under the source and drain region leads to higher overlap capacitance which degrades the dynamic performance.
II. FABRICATION FEASIBILITY
Therefore, in our present work, we have introduced an empty space layer in the channel region so that the parasitic capacitance, SCEs, and DIBL can be reduced.
In 2007, Chung, et.al demonstrated the fabrication feasibility of double Gate SOI MOSFET using a new alternative approach based on the wafer bonding of a thin Si layer over pre-etched cavity [10] . The basic principle for fabricating the DGSOI architecture consists of 1) fabrication of single gate SOI MOSFET and then flipped over the handle wafer. The silicon substrate of the SOI wafer as well as the BOX is then removed (by grinding and subsequent etch in TMAH and HF) to reach the silicon channel and for depositing the gate stack of the second gate (i.e. the top gate).
In the same year, Kilchytska et.al. [11] used the same technique for fabricating silicon on nothing (SON) MOSFET in which the empty layer is created in between the silicon channel region. The principle of the SON process lies in the transfer of high quality thin silicon film over an array of cavities pre-etched into an oxidized silicon bulk wafer by direct wafer bonding [11] .
On the basis of the above mentioned fabrication schemes of SON DG, DGSOI and SON architecture, the fabrication feasibility of ESDG architecture seems possible in near future by using the wafer bonding scheme two times, i.e. 1) first to make the cavity for back gate patterning and thereafter 2) empty space in between the channel region is created [10, 11] .
III. DEVICE SPECIFICATIONS
As the ESDG MOSFET is not fabricated yet, thus, in order to validate the simulated results, proposed device is first calibrated with experimental results of DG [12] at 60nm channel length as shown in Fig. 1(c) . The close comparison between I ds with and without using quantum model validated our assumption that quantum effects are not so pronounced at 60 nm channel length [13] . Further the same simulation parameters and models are used to compare the various device architectures. The 3D and schematic cross section view of ESDG architecture is shown in Fig. 1 (a) and 1(b) respectively. The S/D regions are rectangular and uniformly doped at 10 20 cm -3 . The channel is lightly doped (intrinsic) to 10 15 cm -3 . In this work, the symmetric property of the device has been studied i.e. the same voltage has been applied at both the gate terminals.
IV. DEVICE LINEARITY
The higher order derivatives of current voltage characteristics (i.e. g m ' and g m ") leads to the presence of higher order harmonics for pure sinusoidal input signal. For analog circuit design, these higher order derivatives of current voltage characteristics should be as low as possible. The linearity performance term VIP 2 (VIP 3 ) (which is used to describe harmonic distortion) represents the extrapolated gate voltage amplitude at which the first and second (third) order harmonic voltages become equal to the fundamental tone in the device's drain current (I ds ). These figures of merit should be as high as possible for low distortion and better RF applications [14] . V. RESULTS AND DISCUSSIONS
Linearity Performance Metrics
As the temperature increases, drain current decreases due to reduction in channel mobility (because of enhanced phonon scattering) at high gate voltages. The leakage current is tremendously suppressed in ESDG MOSFET as compared to DG, ESS and bulk MOSFET for wide range of operating temperatures (as shown in Fig. 2(a) ). This is due to the reduction in electrostatic coupling between drain and source regions because of the presence of empty space in the silicon layer. As depicted from Fig. 2(b) , higher drain current can be achieved with the ESDG followed by DG, ESS and bulk MOSFET. It can be also observed that the drain current does not saturate as we increase the V ds in case ESS and bulk MOSFET. The change in drain current with V ds is marginal in DG and ESDG MOSFET beyond pinch-off that reduces the CLM effect in DG and ESDG MOSFET. Even through the ESDG and DG architectures have same threshold voltage, doping and geometry, the presence of empty layer in between the channel region leads to the reduction in effective thickness of the silicon body (since we are consider total channel thickness t si (t 1 +t box +t 2 =25 nm) for all the devices to be same) thereby showing enhancement in the drive current of the device as compared to the DG MOSFET. As the temperature increases, drain current decreases in case of ESDG and DG however it increases in ESS and bulk MOSFET. This is because, the ZTC point for ESDG and DG architecture is below 0.8 V however it is higher in case of ESS and bulk MOSFET. But the percentage change in drain current with operating temperature is marginal in ESDG (3%) as compared to DG (6%), ESS (10%) and bulk (52%) MOSFET. g m of ESDG (as shown in Fig. 2(c) ) is higher than the DG, ESS and bulk MOSFET. At high gate voltages, g m decreases with increase in temperature whereas at low gate voltages, g m increases with temperature. Hence, in order to get higher transconductance at higher temperatures, we need to bias the device below ZTC point. VIP 2 peak (as shown in Fig. 3 ) signifies the cancellation of the second order derivative and is higher for ESDG as compared to DG, ESS and bulk MOSFET. As temperature increases, g m increases, thereby showing enhancement in VIP 2 peak for all the devices at lower V gs . However, as V gs increases above ZTC point, VIP 2 peak degrades with increase in temperature. This is so because, as temperature increases, carrier mobility decreases leading to reduction in drain current and hence the second order derivative i.e. g m ' increases.
The VIP 3 peak signifies the cancellation of third order derivative and it can be clearly observed from the Fig. 4 that ESDG shows higher VIP 3 followed by the DG, ESS and bulk MOSFET. With increase in operating temperature, VIP 3 peak shifts to lower gate voltage and drain current. However the shift in the bias point (i.e. . At this gate bias the transconductance is lower than the maximum value but the lower gate bias is required to get the higher linearity along with the higher device gain and device efficiency. Furthermore there is also enhancement in g m with operating temperature at the lower gate biases.
Analog Performance Metrics
Device efficiency [15] also known as transconductance generation efficiency (as shown in Fig. 5(a) ) is higher for ESDG followed by DG, ESS and bulk architecture. The maximum value of device efficiency is limited by 40 V -1 which limited by the minimum subthreshold slope of 60 mV/decade of the device. The g m /I ds ratio of ESDG is slightly lesser than 40 V -1 due the almost ideal sub-threshold slope of the device. Because of higher g m and lower I off (due to the reduction in electrostatic coupling between S/D regions), ESDG exhibits higher g m /I ds ratio as compared to other devices. As the temperature increases, trans-conductance decreases (above ZTC) thereby showing reduction in device efficiency. It can be also observed from the figure that g m /I ds is maximized in sub-threshold region and decreases significantly with increase in temperature. The reduction in g m /I ds with temperature is 17% in ESDG however it is 20% in DG, 21% in ESS and 36% in bulk MOSFET. Fig. 5 (b) and (c) shows the variation of early voltage (V ea ) and output resistance (R out ). For improved analog performance these figure of merits should be as high as possible [16] . According to Fig. 5(b) and (c), ESDG architecture exhibits higher early voltage and higher R out as compared to other devices due to improved short channel effects such as channel length modulation (CLM) and DIBL effect. As the temperature increases, device performance degrades due to the enhanced SCEs thereby showing reduction in early voltage and output resistance. Furthermore, ESDG architecture shows higher immunity against temperature variation as compared to DG, ESS and bulk MOSFET. This is due to the enhanced gate controllability of the DG and ESDG architecture as compared to ESS and bulk MOSFET. 
RF Performance Metrics
Fig. 6(a) and (b) shows that the gain of the device (i.e. current and power) decreases with increases in operating frequency because of the constant gain bandwidth product of the devices [17] . The ESS device shows higher current gain as compared to bulk MOSFET because of its higher trans-conductance (g m ). Further by incorporating the double gate architecture onto the existing ESS and bulk architecture, current gain can further be enhanced due to its higher current driving capability and g m thus proving its efficacy for RF applications. Fig. 6 (a) also signifies that ESDG shows superior current gain as compared to DG due to the presence of ESS layer between the channel regions. Higher unilateral power gain in Fig. 6(b) shows that the input and output matching networks can provide maximum power transfer and higher available power gain (shown in Fig. 6(c) ) reflecting lower internal feedback in the device. The stability of the MOSFET at high frequencies is usually represented by G ma (maximum available gain) which is the basic figure of merit for the LNA design and represents the maximum theoretical power gain that can be expected from the device. The G ma and unilateral power gain of ESDG is higher as compared to DG, ESS and bulk due to enhance gate controllability and lower parasitic drain and source capacitance of ESDG thereby showing negligible internal feedback in ESDG architecture. As seen from the Fig.  6(a), (b) and (c), RF performance degrades with increase in temperature (as the device is biased at above ZTC point). Further it can also be observed that the degradation in RF performance with operating temperature is lower in ESDG as compared to DG and other architectures.
In depletion region the total gate capacitance comprises of three components i.e. 1) gate to source capacitance (C gs ), 2) gate to drain capacitance (C gd ) and 3) gate to bulk capacitance (C gb in bulk MOSFET) or gate to gate capacitance (C gg1 in double gate MOSFET) (C gg =C gs +C gd +C gb /C gg1 ). However, in strong inversion region, the gate to gate capacitance (C gg1 in double gate) or gate to substrate capacitance (C gb in bulk MOSFET) are approximately equal to gate oxide capacitance (C ox ) which depends only on the gate oxide thickness and permittivity of the oxide material. Since parasitic capacitances, namely C gs and C gd are important parameters for analog/RF and digital applications, it is necessary to extract these components for all the device structures. The capacitances during inversion region is only because of the C gs and C gd which is mainly due to the depletion charge surrounding the source and drain regions respectively and the total capacitance is the function of the junction area, doping densities, and the applied voltages [18, 19] . In ESDG architecture, the effective source or drain diffusion area decreases, (because of the presence of the empty space layer in between the channel region) thereby showing reduction (slightly ~10%) in C gg due to the reduction in C gs and C gd as shown in Fig. 7 and 8 . Thus the actual contribution of the buried oxide layer in ESDG architecture is to suppress the effect of gate to source (C gs ) and gate to drain capacitance (C gd ).
ESS architecture exhibits lower parasitic capacitance (a) (b) (c) Fig. 6 . Variation of (a) Current Gain, (b) Unilateral Power Gain and (c) G m with operating frequency at different operating temperatures for V ds =0.5 V, L=60 nm, t si =25 nm, t ox =1.7 nm, W=325 nm and t box =10 nm.
as compared to bulk MOSFET due the presence of buried oxide layer in the channel region. Furthermore DG MOSFET exhibits higher parasitic capacitance in comparison to bulk. Due to the presence of ESS layer in the channel region of ESDG, lower parasitic capacitance can be achieved in ESDG as compared to DG. Furthermore it can also be observed that, as the operating temperature increase, total capacitance of the device decreases as shown in Fig. 7 .
Digital Performance
In this section digital performance (i.e. dynamic and transient performance of the CMOS inverter) of the different architectures is discussed using conventional CMOS inverter circuit [20, 21] . In order to make the fair comparison among the various different architectures, P-MOS and N-MOS of different devices are first optimized to have the same V th . According to Fig. 9(a), (b) and (c) (showing Voltage Transfer Characteristics VTC) ESDG architecture possess lower transition zone (change in input voltage when output changes from 10% to 90%) as compared to DG and ESS due to lower sub-threshold characteristics of the device. As the temperature increases, transition zone increases, however the percentage change in transition zone with operating temperature is lower in ESDG as compared to other architectures.
According to Fig. 10(a) , (b) and (c), peak overshoot voltage is maximum in DG followed by ESDG and ESS due to the fact that gate capacitance is maximum in DG (due to double gate) followed by ESDG and ESS. As the load capacitance increases, overshoot voltage decreases, however this will also increases the propagation delay. The propagation delay is maximum in ESS (42 ps) followed by DG (11.2 ps) and ESDG (5. as compared to DG) is attributed to the enhanced subthreshold performance and lower parasitic capacitance as compared to other architecture. Further as the load capacitance increases, delay increases, however the enhancement in propagation delay is significantly lower in ESDG (40%) architecture followed by DG (44%) and ESS (49%).
The most fundamental building blocks of the digital circuits are the inverter circuits and the NAND and NOR logic gates [22] . The performance of the inverter has been discussed previously in the work. Further the application of ESDG architecture has been extended to study the behavior of logic gates and compared with the other devices. According to Fig. 11 and 12, ESDG architecture shows superior performance as compared to DG and ESS architecture. The estimated propagation delay (in NAND gate) calculated from the slope of the transition region of the logic gates is 8ps for ESDG architecture. However it is 12 ps for DG and 18ps for ESS MOSFET. The superior performance of ESDG architecture is due to the 1) higher output resistance attributed to lower CLM effect in the device 2) higher device gain due to the higher R out and 3) g m of the device. The calculated propagation delay for NOR gate is 8ps for ESDG, 11ps for DG and 22 ps for ESS architecture. This is mainly attributed to the lower parasitic capacitance exhibit by the ESDG (as shown in Fig. 7) . The other factors which may also affect the rising time of the logic gate circuit are the on state resistance. Since the R on of the ESDG architecture is lower as compared to the DG (because of the higher drive current of the device), the charging and discharging time of the ESDG architecture is lower as compared to the DG (as shown in Table 1 ). Fig. 13 shows the timing diagram of 3-stage ring oscillator [23] also know as delay oscillator using different architectures. The calculated propagation delay (in ring oscillator) for ESDG architecture is 7ps however it is 17 ps for DG and 25ps for ESS architecture. Thus it can be easily concluded that ESDG architecture shows higher frequency of oscillation (given by 1/2 nτ where τ is the delay of the given oscillator) as compared to DG and ESS architecture. This is due to the fact that the ultra thin ESDG MOSFET confines the electric field and charges in channel region leading to additional advantage of reduced parasitic capacitances so that it can enhance the usability of the device architecture beyond the conventional device architecture for digital applications. The higher frequency of oscillation in ESDG is attributed due to the a) lower sub-threshold slope b) higher device gain and c) higher output resistance as compared to others. Thus ESDG based ring oscillator can be more efficiently used for wafer testing to measure the effects of manufacturing process variations and as part of a PLL for clock and for data recovery.
According to Table 1 , almost ideal sub-threshold slope (S) can be achieved in case of ESDG architecture as compared to other devices due to the reduction in SCEs. The percentage change in S with operating temperature is also lower in case of (35%) ESDG and (36%) DG followed by (39%) ESS and (45%) bulk. ESDG architecture also exhibits higher device gain and lower on state resistance as compared to other architectures. This is due to the higher g m and I ds (due to enhance gate controllability) and lower g d (due to lower CLM effect) of the device. As the temperature increases, device gain decreases in case of (17.9%) ESDG, (33.3%) DG and (33.9%) ESS architecture however it increases in bulk. This is due to the fact that the device performance degrades at the above ZTC gate voltage. The ZTC voltage of the bulk MOSFET is higher than the 0.8V thereby showing enhancement in g m /g d ratio and reduction in R on with increase in operating temperature. According to Table 2 , as the length of the empty space layer (L BOX ) increases the lateral drain-to-source coupling reduces (because of the lower permittivity of air as compared to Si channel) leading to reduction in subthreshold slope along with the enhancement in the other analog performance metrics i.e. I on /I off ratio, g m /I ds , V ea , R out and R on. 
V. CONCLUSIONS
The change in off state current in all three devices with temperature are more or less same but the off current (I off ) of ESDG MOSFET is tremendously suppressed in ESDG as compared to DG (37%) and ESS (97%) MOSFET. The other figures of merits i.e. VIP 2 , VIP 3 , cutoff frequency and transient performance are also improved in case of ESDG MOSFET. The suppression in distortion and enhancement in performance is superior in case of ESDG architecture due to the 1) lower DIBL, sub-threshold slope and 2) enhanced gate controllability of the device. The observed stable bias point at which distortion is minimum is 0.45 V for all the devices (since all the devices are optimized at the same threshold voltage. Further it can be also observed that there is marginal shift in the bias point in case of ESDG (0.44 V) and DG (0.4 V) with increases in temperature. Hence it can be clearly observed that the effect of temperature variation is negligible in ESDG MOSFET along with the improvement in DC, RF and transient performance as compared to the ESS, DG and bulk MOSFET.
